3D All Silicon Systems Module (3DASSM)
An Industry-Academia Consortium

 

Leaders: Ritwik Chatterjee, Profs. Rao Tummala, Madhavan Swaminathan, C. P. Wong, Suresh Sitaraman

Goal: Si-based, Ultra Miniaturized Digital & RF Convergence

Launch Date: Fall 2008

Contact: Dr. Ritwik Chatterjee, ritwik.chatterjee@ece.gatech.edu

Research Projects

  1. Read Advanced Packaging (3/08) article, "The 3DASSM Consortium: An Industry/Academia Collaboration"
    3D All Silicon System Module Design
    • Signal & power integrity & EMI
    • Inter-stack coupling, TSV shielding
    • RF/analog circuit and low power Designs
    • Yield and test issues, Embedded BIST in Si substrate
  2. Si Substrate with Multilayer Wiring and Shielded TSV
  3. Low Cost TSV
    • Lower cost TSV formation filling, and reliability
    • Bonding and assembly of 3D stack
  4. Thin Film Active and Passive Components
  5. IC to Si Substrate-Board Interconnections and Reliability
  6. Integration
    • Design
    • Silicon substrate
    • 3D die stacking

Academic Partners

Fraunhofer IZM - Germany

KAIST - South Korea

Participating Companies

 


 MaRC Building    813 Ferst Drive    Atlanta, GA 30332-0250     Phone: 404.894.9097    Fax: 404.894.3842 Contact Us        Accessibility | Contact ICPA | Legal & Privacy Information © 2004 Georgia Institute of Technology